tim.lst 54 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252
  1. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 1
  2. 1 .cpu cortex-m4
  3. 2 .arch armv7e-m
  4. 3 .fpu fpv4-sp-d16
  5. 4 .eabi_attribute 27, 1
  6. 5 .eabi_attribute 28, 1
  7. 6 .eabi_attribute 20, 1
  8. 7 .eabi_attribute 21, 1
  9. 8 .eabi_attribute 23, 3
  10. 9 .eabi_attribute 24, 1
  11. 10 .eabi_attribute 25, 1
  12. 11 .eabi_attribute 26, 1
  13. 12 .eabi_attribute 30, 2
  14. 13 .eabi_attribute 34, 1
  15. 14 .eabi_attribute 18, 4
  16. 15 .file "tim.c"
  17. 16 .text
  18. 17 .Ltext0:
  19. 18 .cfi_sections .debug_frame
  20. 19 .section .text.HAL_TIM_PWM_MspInit,"ax",%progbits
  21. 20 .align 1
  22. 21 .p2align 2,,3
  23. 22 .global HAL_TIM_PWM_MspInit
  24. 23 .syntax unified
  25. 24 .thumb
  26. 25 .thumb_func
  27. 27 HAL_TIM_PWM_MspInit:
  28. 28 .LVL0:
  29. 29 .LFB132:
  30. 30 .file 1 "Core/Src/tim.c"
  31. 1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
  32. 2:Core/Src/tim.c **** /**
  33. 3:Core/Src/tim.c **** ******************************************************************************
  34. 4:Core/Src/tim.c **** * @file tim.c
  35. 5:Core/Src/tim.c **** * @brief This file provides code for the configuration
  36. 6:Core/Src/tim.c **** * of the TIM instances.
  37. 7:Core/Src/tim.c **** ******************************************************************************
  38. 8:Core/Src/tim.c **** * @attention
  39. 9:Core/Src/tim.c **** *
  40. 10:Core/Src/tim.c **** * Copyright (c) 2025 STMicroelectronics.
  41. 11:Core/Src/tim.c **** * All rights reserved.
  42. 12:Core/Src/tim.c **** *
  43. 13:Core/Src/tim.c **** * This software is licensed under terms that can be found in the LICENSE file
  44. 14:Core/Src/tim.c **** * in the root directory of this software component.
  45. 15:Core/Src/tim.c **** * If no LICENSE file comes with this software, it is provided AS-IS.
  46. 16:Core/Src/tim.c **** *
  47. 17:Core/Src/tim.c **** ******************************************************************************
  48. 18:Core/Src/tim.c **** */
  49. 19:Core/Src/tim.c **** /* USER CODE END Header */
  50. 20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  51. 21:Core/Src/tim.c **** #include "tim.h"
  52. 22:Core/Src/tim.c ****
  53. 23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  54. 24:Core/Src/tim.c ****
  55. 25:Core/Src/tim.c **** /* USER CODE END 0 */
  56. 26:Core/Src/tim.c ****
  57. 27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  58. 28:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  59. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 2
  60. 29:Core/Src/tim.c ****
  61. 30:Core/Src/tim.c **** /* TIM2 init function */
  62. 31:Core/Src/tim.c **** void MX_TIM2_Init(void)
  63. 32:Core/Src/tim.c **** {
  64. 33:Core/Src/tim.c ****
  65. 34:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_Init 0 */
  66. 35:Core/Src/tim.c ****
  67. 36:Core/Src/tim.c **** /* USER CODE END TIM2_Init 0 */
  68. 37:Core/Src/tim.c ****
  69. 38:Core/Src/tim.c **** TIM_MasterConfigTypeDef sMasterConfig = {0};
  70. 39:Core/Src/tim.c **** TIM_OC_InitTypeDef sConfigOC = {0};
  71. 40:Core/Src/tim.c ****
  72. 41:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_Init 1 */
  73. 42:Core/Src/tim.c ****
  74. 43:Core/Src/tim.c **** /* USER CODE END TIM2_Init 1 */
  75. 44:Core/Src/tim.c **** htim2.Instance = TIM2;
  76. 45:Core/Src/tim.c **** htim2.Init.Prescaler = 72;
  77. 46:Core/Src/tim.c **** htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  78. 47:Core/Src/tim.c **** htim2.Init.Period = 500;
  79. 48:Core/Src/tim.c **** htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  80. 49:Core/Src/tim.c **** htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  81. 50:Core/Src/tim.c **** if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  82. 51:Core/Src/tim.c **** {
  83. 52:Core/Src/tim.c **** Error_Handler();
  84. 53:Core/Src/tim.c **** }
  85. 54:Core/Src/tim.c **** sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  86. 55:Core/Src/tim.c **** sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  87. 56:Core/Src/tim.c **** if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  88. 57:Core/Src/tim.c **** {
  89. 58:Core/Src/tim.c **** Error_Handler();
  90. 59:Core/Src/tim.c **** }
  91. 60:Core/Src/tim.c **** sConfigOC.OCMode = TIM_OCMODE_PWM1;
  92. 61:Core/Src/tim.c **** sConfigOC.Pulse = 0;
  93. 62:Core/Src/tim.c **** sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  94. 63:Core/Src/tim.c **** sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  95. 64:Core/Src/tim.c **** if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  96. 65:Core/Src/tim.c **** {
  97. 66:Core/Src/tim.c **** Error_Handler();
  98. 67:Core/Src/tim.c **** }
  99. 68:Core/Src/tim.c **** if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  100. 69:Core/Src/tim.c **** {
  101. 70:Core/Src/tim.c **** Error_Handler();
  102. 71:Core/Src/tim.c **** }
  103. 72:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_Init 2 */
  104. 73:Core/Src/tim.c ****
  105. 74:Core/Src/tim.c **** /* USER CODE END TIM2_Init 2 */
  106. 75:Core/Src/tim.c **** HAL_TIM_MspPostInit(&htim2);
  107. 76:Core/Src/tim.c ****
  108. 77:Core/Src/tim.c **** }
  109. 78:Core/Src/tim.c **** /* TIM3 init function */
  110. 79:Core/Src/tim.c **** void MX_TIM3_Init(void)
  111. 80:Core/Src/tim.c **** {
  112. 81:Core/Src/tim.c ****
  113. 82:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_Init 0 */
  114. 83:Core/Src/tim.c ****
  115. 84:Core/Src/tim.c **** /* USER CODE END TIM3_Init 0 */
  116. 85:Core/Src/tim.c ****
  117. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 3
  118. 86:Core/Src/tim.c **** TIM_MasterConfigTypeDef sMasterConfig = {0};
  119. 87:Core/Src/tim.c **** TIM_OC_InitTypeDef sConfigOC = {0};
  120. 88:Core/Src/tim.c ****
  121. 89:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_Init 1 */
  122. 90:Core/Src/tim.c ****
  123. 91:Core/Src/tim.c **** /* USER CODE END TIM3_Init 1 */
  124. 92:Core/Src/tim.c **** htim3.Instance = TIM3;
  125. 93:Core/Src/tim.c **** htim3.Init.Prescaler = 72;
  126. 94:Core/Src/tim.c **** htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  127. 95:Core/Src/tim.c **** htim3.Init.Period = 65535;
  128. 96:Core/Src/tim.c **** htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  129. 97:Core/Src/tim.c **** htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  130. 98:Core/Src/tim.c **** if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  131. 99:Core/Src/tim.c **** {
  132. 100:Core/Src/tim.c **** Error_Handler();
  133. 101:Core/Src/tim.c **** }
  134. 102:Core/Src/tim.c **** sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  135. 103:Core/Src/tim.c **** sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  136. 104:Core/Src/tim.c **** if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  137. 105:Core/Src/tim.c **** {
  138. 106:Core/Src/tim.c **** Error_Handler();
  139. 107:Core/Src/tim.c **** }
  140. 108:Core/Src/tim.c **** sConfigOC.OCMode = TIM_OCMODE_PWM1;
  141. 109:Core/Src/tim.c **** sConfigOC.Pulse = 0;
  142. 110:Core/Src/tim.c **** sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  143. 111:Core/Src/tim.c **** sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  144. 112:Core/Src/tim.c **** if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  145. 113:Core/Src/tim.c **** {
  146. 114:Core/Src/tim.c **** Error_Handler();
  147. 115:Core/Src/tim.c **** }
  148. 116:Core/Src/tim.c **** if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  149. 117:Core/Src/tim.c **** {
  150. 118:Core/Src/tim.c **** Error_Handler();
  151. 119:Core/Src/tim.c **** }
  152. 120:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_Init 2 */
  153. 121:Core/Src/tim.c ****
  154. 122:Core/Src/tim.c **** /* USER CODE END TIM3_Init 2 */
  155. 123:Core/Src/tim.c **** HAL_TIM_MspPostInit(&htim3);
  156. 124:Core/Src/tim.c ****
  157. 125:Core/Src/tim.c **** }
  158. 126:Core/Src/tim.c ****
  159. 127:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
  160. 128:Core/Src/tim.c **** {
  161. 31 .loc 1 128 1 view -0
  162. 32 .cfi_startproc
  163. 33 @ args = 0, pretend = 0, frame = 8
  164. 34 @ frame_needed = 0, uses_anonymous_args = 0
  165. 35 @ link register save eliminated.
  166. 129:Core/Src/tim.c ****
  167. 130:Core/Src/tim.c **** if(tim_pwmHandle->Instance==TIM2)
  168. 36 .loc 1 130 3 view .LVU1
  169. 37 .loc 1 130 19 is_stmt 0 view .LVU2
  170. 38 0000 0368 ldr r3, [r0]
  171. 39 .loc 1 130 5 view .LVU3
  172. 40 0002 B3F1804F cmp r3, #1073741824
  173. 128:Core/Src/tim.c ****
  174. 41 .loc 1 128 1 view .LVU4
  175. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 4
  176. 42 0006 82B0 sub sp, sp, #8
  177. 43 .LCFI0:
  178. 44 .cfi_def_cfa_offset 8
  179. 45 .loc 1 130 5 view .LVU5
  180. 46 0008 10D0 beq .L6
  181. 131:Core/Src/tim.c **** {
  182. 132:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_MspInit 0 */
  183. 133:Core/Src/tim.c ****
  184. 134:Core/Src/tim.c **** /* USER CODE END TIM2_MspInit 0 */
  185. 135:Core/Src/tim.c **** /* TIM2 clock enable */
  186. 136:Core/Src/tim.c **** __HAL_RCC_TIM2_CLK_ENABLE();
  187. 137:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_MspInit 1 */
  188. 138:Core/Src/tim.c ****
  189. 139:Core/Src/tim.c **** /* USER CODE END TIM2_MspInit 1 */
  190. 140:Core/Src/tim.c **** }
  191. 141:Core/Src/tim.c **** else if(tim_pwmHandle->Instance==TIM3)
  192. 47 .loc 1 141 8 is_stmt 1 view .LVU6
  193. 48 .loc 1 141 10 is_stmt 0 view .LVU7
  194. 49 000a 0F4A ldr r2, .L8
  195. 50 000c 9342 cmp r3, r2
  196. 51 000e 01D0 beq .L7
  197. 142:Core/Src/tim.c **** {
  198. 143:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_MspInit 0 */
  199. 144:Core/Src/tim.c ****
  200. 145:Core/Src/tim.c **** /* USER CODE END TIM3_MspInit 0 */
  201. 146:Core/Src/tim.c **** /* TIM3 clock enable */
  202. 147:Core/Src/tim.c **** __HAL_RCC_TIM3_CLK_ENABLE();
  203. 148:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_MspInit 1 */
  204. 149:Core/Src/tim.c ****
  205. 150:Core/Src/tim.c **** /* USER CODE END TIM3_MspInit 1 */
  206. 151:Core/Src/tim.c **** }
  207. 152:Core/Src/tim.c **** }
  208. 52 .loc 1 152 1 view .LVU8
  209. 53 0010 02B0 add sp, sp, #8
  210. 54 .LCFI1:
  211. 55 .cfi_remember_state
  212. 56 .cfi_def_cfa_offset 0
  213. 57 @ sp needed
  214. 58 0012 7047 bx lr
  215. 59 .L7:
  216. 60 .LCFI2:
  217. 61 .cfi_restore_state
  218. 147:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_MspInit 1 */
  219. 62 .loc 1 147 5 is_stmt 1 view .LVU9
  220. 63 .LBB2:
  221. 147:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_MspInit 1 */
  222. 64 .loc 1 147 5 view .LVU10
  223. 147:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_MspInit 1 */
  224. 65 .loc 1 147 5 view .LVU11
  225. 66 0014 0D4B ldr r3, .L8+4
  226. 67 0016 DA69 ldr r2, [r3, #28]
  227. 68 0018 42F00202 orr r2, r2, #2
  228. 69 001c DA61 str r2, [r3, #28]
  229. 147:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_MspInit 1 */
  230. 70 .loc 1 147 5 view .LVU12
  231. 71 001e DB69 ldr r3, [r3, #28]
  232. 72 0020 03F00203 and r3, r3, #2
  233. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 5
  234. 73 0024 0193 str r3, [sp, #4]
  235. 147:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_MspInit 1 */
  236. 74 .loc 1 147 5 view .LVU13
  237. 75 0026 019B ldr r3, [sp, #4]
  238. 76 .LBE2:
  239. 147:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_MspInit 1 */
  240. 77 .loc 1 147 5 view .LVU14
  241. 78 .loc 1 152 1 is_stmt 0 view .LVU15
  242. 79 0028 02B0 add sp, sp, #8
  243. 80 .LCFI3:
  244. 81 .cfi_remember_state
  245. 82 .cfi_def_cfa_offset 0
  246. 83 @ sp needed
  247. 84 002a 7047 bx lr
  248. 85 .L6:
  249. 86 .LCFI4:
  250. 87 .cfi_restore_state
  251. 136:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_MspInit 1 */
  252. 88 .loc 1 136 5 is_stmt 1 view .LVU16
  253. 89 .LBB3:
  254. 136:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_MspInit 1 */
  255. 90 .loc 1 136 5 view .LVU17
  256. 136:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_MspInit 1 */
  257. 91 .loc 1 136 5 view .LVU18
  258. 92 002c 03F50433 add r3, r3, #135168
  259. 93 0030 DA69 ldr r2, [r3, #28]
  260. 94 0032 42F00102 orr r2, r2, #1
  261. 95 0036 DA61 str r2, [r3, #28]
  262. 136:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_MspInit 1 */
  263. 96 .loc 1 136 5 view .LVU19
  264. 97 0038 DB69 ldr r3, [r3, #28]
  265. 98 003a 03F00103 and r3, r3, #1
  266. 99 003e 0093 str r3, [sp]
  267. 136:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_MspInit 1 */
  268. 100 .loc 1 136 5 view .LVU20
  269. 101 0040 009B ldr r3, [sp]
  270. 102 .LBE3:
  271. 136:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_MspInit 1 */
  272. 103 .loc 1 136 5 view .LVU21
  273. 104 .loc 1 152 1 is_stmt 0 view .LVU22
  274. 105 0042 02B0 add sp, sp, #8
  275. 106 .LCFI5:
  276. 107 .cfi_def_cfa_offset 0
  277. 108 @ sp needed
  278. 109 0044 7047 bx lr
  279. 110 .L9:
  280. 111 0046 00BF .align 2
  281. 112 .L8:
  282. 113 0048 00040040 .word 1073742848
  283. 114 004c 00100240 .word 1073876992
  284. 115 .cfi_endproc
  285. 116 .LFE132:
  286. 118 .section .text.HAL_TIM_MspPostInit,"ax",%progbits
  287. 119 .align 1
  288. 120 .p2align 2,,3
  289. 121 .global HAL_TIM_MspPostInit
  290. 122 .syntax unified
  291. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 6
  292. 123 .thumb
  293. 124 .thumb_func
  294. 126 HAL_TIM_MspPostInit:
  295. 127 .LVL1:
  296. 128 .LFB133:
  297. 153:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
  298. 154:Core/Src/tim.c **** {
  299. 129 .loc 1 154 1 is_stmt 1 view -0
  300. 130 .cfi_startproc
  301. 131 @ args = 0, pretend = 0, frame = 32
  302. 132 @ frame_needed = 0, uses_anonymous_args = 0
  303. 155:Core/Src/tim.c ****
  304. 156:Core/Src/tim.c **** GPIO_InitTypeDef GPIO_InitStruct = {0};
  305. 133 .loc 1 156 3 view .LVU24
  306. 154:Core/Src/tim.c ****
  307. 134 .loc 1 154 1 is_stmt 0 view .LVU25
  308. 135 0000 70B5 push {r4, r5, r6, lr}
  309. 136 .LCFI6:
  310. 137 .cfi_def_cfa_offset 16
  311. 138 .cfi_offset 4, -16
  312. 139 .cfi_offset 5, -12
  313. 140 .cfi_offset 6, -8
  314. 141 .cfi_offset 14, -4
  315. 157:Core/Src/tim.c **** if(timHandle->Instance==TIM2)
  316. 142 .loc 1 157 15 view .LVU26
  317. 143 0002 0368 ldr r3, [r0]
  318. 154:Core/Src/tim.c ****
  319. 144 .loc 1 154 1 view .LVU27
  320. 145 0004 88B0 sub sp, sp, #32
  321. 146 .LCFI7:
  322. 147 .cfi_def_cfa_offset 48
  323. 156:Core/Src/tim.c **** if(timHandle->Instance==TIM2)
  324. 148 .loc 1 156 20 view .LVU28
  325. 149 0006 0024 movs r4, #0
  326. 150 .loc 1 157 5 view .LVU29
  327. 151 0008 B3F1804F cmp r3, #1073741824
  328. 156:Core/Src/tim.c **** if(timHandle->Instance==TIM2)
  329. 152 .loc 1 156 20 view .LVU30
  330. 153 000c CDE90344 strd r4, r4, [sp, #12]
  331. 154 0010 CDE90544 strd r4, r4, [sp, #20]
  332. 155 0014 0794 str r4, [sp, #28]
  333. 156 .loc 1 157 3 is_stmt 1 view .LVU31
  334. 157 .loc 1 157 5 is_stmt 0 view .LVU32
  335. 158 0016 04D0 beq .L14
  336. 158:Core/Src/tim.c **** {
  337. 159:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_MspPostInit 0 */
  338. 160:Core/Src/tim.c ****
  339. 161:Core/Src/tim.c **** /* USER CODE END TIM2_MspPostInit 0 */
  340. 162:Core/Src/tim.c **** __HAL_RCC_GPIOA_CLK_ENABLE();
  341. 163:Core/Src/tim.c **** __HAL_RCC_GPIOB_CLK_ENABLE();
  342. 164:Core/Src/tim.c **** /**TIM2 GPIO Configuration
  343. 165:Core/Src/tim.c **** PA15 ------> TIM2_CH1
  344. 166:Core/Src/tim.c **** PB3 ------> TIM2_CH2
  345. 167:Core/Src/tim.c **** */
  346. 168:Core/Src/tim.c **** GPIO_InitStruct.Pin = GPIO_PIN_15;
  347. 169:Core/Src/tim.c **** GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  348. 170:Core/Src/tim.c **** GPIO_InitStruct.Pull = GPIO_NOPULL;
  349. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 7
  350. 171:Core/Src/tim.c **** GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  351. 172:Core/Src/tim.c **** GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
  352. 173:Core/Src/tim.c **** HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  353. 174:Core/Src/tim.c ****
  354. 175:Core/Src/tim.c **** GPIO_InitStruct.Pin = GPIO_PIN_3;
  355. 176:Core/Src/tim.c **** GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  356. 177:Core/Src/tim.c **** GPIO_InitStruct.Pull = GPIO_NOPULL;
  357. 178:Core/Src/tim.c **** GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  358. 179:Core/Src/tim.c **** GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
  359. 180:Core/Src/tim.c **** HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  360. 181:Core/Src/tim.c ****
  361. 182:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_MspPostInit 1 */
  362. 183:Core/Src/tim.c ****
  363. 184:Core/Src/tim.c **** /* USER CODE END TIM2_MspPostInit 1 */
  364. 185:Core/Src/tim.c **** }
  365. 186:Core/Src/tim.c **** else if(timHandle->Instance==TIM3)
  366. 159 .loc 1 186 8 is_stmt 1 view .LVU33
  367. 160 .loc 1 186 10 is_stmt 0 view .LVU34
  368. 161 0018 224A ldr r2, .L16
  369. 162 001a 9342 cmp r3, r2
  370. 163 001c 2DD0 beq .L15
  371. 187:Core/Src/tim.c **** {
  372. 188:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_MspPostInit 0 */
  373. 189:Core/Src/tim.c ****
  374. 190:Core/Src/tim.c **** /* USER CODE END TIM3_MspPostInit 0 */
  375. 191:Core/Src/tim.c ****
  376. 192:Core/Src/tim.c **** __HAL_RCC_GPIOB_CLK_ENABLE();
  377. 193:Core/Src/tim.c **** /**TIM3 GPIO Configuration
  378. 194:Core/Src/tim.c **** PB4 ------> TIM3_CH1
  379. 195:Core/Src/tim.c **** PB5 ------> TIM3_CH2
  380. 196:Core/Src/tim.c **** */
  381. 197:Core/Src/tim.c **** GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
  382. 198:Core/Src/tim.c **** GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  383. 199:Core/Src/tim.c **** GPIO_InitStruct.Pull = GPIO_NOPULL;
  384. 200:Core/Src/tim.c **** GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  385. 201:Core/Src/tim.c **** GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
  386. 202:Core/Src/tim.c **** HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  387. 203:Core/Src/tim.c ****
  388. 204:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_MspPostInit 1 */
  389. 205:Core/Src/tim.c ****
  390. 206:Core/Src/tim.c **** /* USER CODE END TIM3_MspPostInit 1 */
  391. 207:Core/Src/tim.c **** }
  392. 208:Core/Src/tim.c ****
  393. 209:Core/Src/tim.c **** }
  394. 164 .loc 1 209 1 view .LVU35
  395. 165 001e 08B0 add sp, sp, #32
  396. 166 .LCFI8:
  397. 167 .cfi_remember_state
  398. 168 .cfi_def_cfa_offset 16
  399. 169 @ sp needed
  400. 170 0020 70BD pop {r4, r5, r6, pc}
  401. 171 .L14:
  402. 172 .LCFI9:
  403. 173 .cfi_restore_state
  404. 162:Core/Src/tim.c **** __HAL_RCC_GPIOB_CLK_ENABLE();
  405. 174 .loc 1 162 5 is_stmt 1 view .LVU36
  406. 175 .LBB4:
  407. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 8
  408. 162:Core/Src/tim.c **** __HAL_RCC_GPIOB_CLK_ENABLE();
  409. 176 .loc 1 162 5 view .LVU37
  410. 162:Core/Src/tim.c **** __HAL_RCC_GPIOB_CLK_ENABLE();
  411. 177 .loc 1 162 5 view .LVU38
  412. 178 0022 03F50433 add r3, r3, #135168
  413. 179 .LBE4:
  414. 169:Core/Src/tim.c **** GPIO_InitStruct.Pull = GPIO_NOPULL;
  415. 180 .loc 1 169 26 is_stmt 0 view .LVU39
  416. 181 0026 0225 movs r5, #2
  417. 182 .LBB5:
  418. 162:Core/Src/tim.c **** __HAL_RCC_GPIOB_CLK_ENABLE();
  419. 183 .loc 1 162 5 view .LVU40
  420. 184 0028 5A69 ldr r2, [r3, #20]
  421. 185 002a 42F40032 orr r2, r2, #131072
  422. 186 002e 5A61 str r2, [r3, #20]
  423. 162:Core/Src/tim.c **** __HAL_RCC_GPIOB_CLK_ENABLE();
  424. 187 .loc 1 162 5 is_stmt 1 view .LVU41
  425. 188 0030 5A69 ldr r2, [r3, #20]
  426. 189 0032 02F40032 and r2, r2, #131072
  427. 190 0036 0092 str r2, [sp]
  428. 162:Core/Src/tim.c **** __HAL_RCC_GPIOB_CLK_ENABLE();
  429. 191 .loc 1 162 5 view .LVU42
  430. 192 0038 009A ldr r2, [sp]
  431. 193 .LBE5:
  432. 162:Core/Src/tim.c **** __HAL_RCC_GPIOB_CLK_ENABLE();
  433. 194 .loc 1 162 5 view .LVU43
  434. 163:Core/Src/tim.c **** /**TIM2 GPIO Configuration
  435. 195 .loc 1 163 5 view .LVU44
  436. 196 .LBB6:
  437. 163:Core/Src/tim.c **** /**TIM2 GPIO Configuration
  438. 197 .loc 1 163 5 view .LVU45
  439. 163:Core/Src/tim.c **** /**TIM2 GPIO Configuration
  440. 198 .loc 1 163 5 view .LVU46
  441. 199 003a 5A69 ldr r2, [r3, #20]
  442. 200 003c 42F48022 orr r2, r2, #262144
  443. 201 0040 5A61 str r2, [r3, #20]
  444. 163:Core/Src/tim.c **** /**TIM2 GPIO Configuration
  445. 202 .loc 1 163 5 view .LVU47
  446. 203 0042 5B69 ldr r3, [r3, #20]
  447. 204 .LBE6:
  448. 169:Core/Src/tim.c **** GPIO_InitStruct.Pull = GPIO_NOPULL;
  449. 205 .loc 1 169 26 is_stmt 0 view .LVU48
  450. 206 0044 0495 str r5, [sp, #16]
  451. 207 .LBB7:
  452. 163:Core/Src/tim.c **** /**TIM2 GPIO Configuration
  453. 208 .loc 1 163 5 view .LVU49
  454. 209 0046 03F48023 and r3, r3, #262144
  455. 210 004a 0193 str r3, [sp, #4]
  456. 163:Core/Src/tim.c **** /**TIM2 GPIO Configuration
  457. 211 .loc 1 163 5 is_stmt 1 view .LVU50
  458. 212 .LBE7:
  459. 172:Core/Src/tim.c **** HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  460. 213 .loc 1 172 31 is_stmt 0 view .LVU51
  461. 214 004c 0126 movs r6, #1
  462. 173:Core/Src/tim.c ****
  463. 215 .loc 1 173 5 view .LVU52
  464. 216 004e 03A9 add r1, sp, #12
  465. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 9
  466. 168:Core/Src/tim.c **** GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  467. 217 .loc 1 168 25 view .LVU53
  468. 218 0050 4FF40043 mov r3, #32768
  469. 173:Core/Src/tim.c ****
  470. 219 .loc 1 173 5 view .LVU54
  471. 220 0054 4FF09040 mov r0, #1207959552
  472. 221 .LVL2:
  473. 168:Core/Src/tim.c **** GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  474. 222 .loc 1 168 25 view .LVU55
  475. 223 0058 0393 str r3, [sp, #12]
  476. 172:Core/Src/tim.c **** HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  477. 224 .loc 1 172 31 view .LVU56
  478. 225 005a 0796 str r6, [sp, #28]
  479. 226 .LBB8:
  480. 163:Core/Src/tim.c **** /**TIM2 GPIO Configuration
  481. 227 .loc 1 163 5 view .LVU57
  482. 228 005c 019B ldr r3, [sp, #4]
  483. 229 .LBE8:
  484. 163:Core/Src/tim.c **** /**TIM2 GPIO Configuration
  485. 230 .loc 1 163 5 is_stmt 1 view .LVU58
  486. 168:Core/Src/tim.c **** GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  487. 231 .loc 1 168 5 view .LVU59
  488. 169:Core/Src/tim.c **** GPIO_InitStruct.Pull = GPIO_NOPULL;
  489. 232 .loc 1 169 5 view .LVU60
  490. 170:Core/Src/tim.c **** GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  491. 233 .loc 1 170 5 view .LVU61
  492. 171:Core/Src/tim.c **** GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
  493. 234 .loc 1 171 5 view .LVU62
  494. 172:Core/Src/tim.c **** HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  495. 235 .loc 1 172 5 view .LVU63
  496. 173:Core/Src/tim.c ****
  497. 236 .loc 1 173 5 view .LVU64
  498. 237 005e FFF7FEFF bl HAL_GPIO_Init
  499. 238 .LVL3:
  500. 175:Core/Src/tim.c **** GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  501. 239 .loc 1 175 5 view .LVU65
  502. 175:Core/Src/tim.c **** GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  503. 240 .loc 1 175 25 is_stmt 0 view .LVU66
  504. 241 0062 0823 movs r3, #8
  505. 180:Core/Src/tim.c ****
  506. 242 .loc 1 180 5 view .LVU67
  507. 243 0064 1048 ldr r0, .L16+4
  508. 175:Core/Src/tim.c **** GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  509. 244 .loc 1 175 25 view .LVU68
  510. 245 0066 0393 str r3, [sp, #12]
  511. 176:Core/Src/tim.c **** GPIO_InitStruct.Pull = GPIO_NOPULL;
  512. 246 .loc 1 176 5 is_stmt 1 view .LVU69
  513. 180:Core/Src/tim.c ****
  514. 247 .loc 1 180 5 is_stmt 0 view .LVU70
  515. 248 0068 03A9 add r1, sp, #12
  516. 177:Core/Src/tim.c **** GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  517. 249 .loc 1 177 26 view .LVU71
  518. 250 006a CDE90454 strd r5, r4, [sp, #16]
  519. 178:Core/Src/tim.c **** GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
  520. 251 .loc 1 178 5 is_stmt 1 view .LVU72
  521. 179:Core/Src/tim.c **** HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  522. 252 .loc 1 179 31 is_stmt 0 view .LVU73
  523. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 10
  524. 253 006e CDE90646 strd r4, r6, [sp, #24]
  525. 180:Core/Src/tim.c ****
  526. 254 .loc 1 180 5 is_stmt 1 view .LVU74
  527. 255 0072 FFF7FEFF bl HAL_GPIO_Init
  528. 256 .LVL4:
  529. 257 .loc 1 209 1 is_stmt 0 view .LVU75
  530. 258 0076 08B0 add sp, sp, #32
  531. 259 .LCFI10:
  532. 260 .cfi_remember_state
  533. 261 .cfi_def_cfa_offset 16
  534. 262 @ sp needed
  535. 263 0078 70BD pop {r4, r5, r6, pc}
  536. 264 .LVL5:
  537. 265 .L15:
  538. 266 .LCFI11:
  539. 267 .cfi_restore_state
  540. 192:Core/Src/tim.c **** /**TIM3 GPIO Configuration
  541. 268 .loc 1 192 5 is_stmt 1 view .LVU76
  542. 269 .LBB9:
  543. 192:Core/Src/tim.c **** /**TIM3 GPIO Configuration
  544. 270 .loc 1 192 5 view .LVU77
  545. 192:Core/Src/tim.c **** /**TIM3 GPIO Configuration
  546. 271 .loc 1 192 5 view .LVU78
  547. 272 007a 0C4B ldr r3, .L16+8
  548. 273 .LBE9:
  549. 202:Core/Src/tim.c ****
  550. 274 .loc 1 202 5 is_stmt 0 view .LVU79
  551. 275 007c 0A48 ldr r0, .L16+4
  552. 276 .LVL6:
  553. 277 .LBB10:
  554. 192:Core/Src/tim.c **** /**TIM3 GPIO Configuration
  555. 278 .loc 1 192 5 view .LVU80
  556. 279 007e 5A69 ldr r2, [r3, #20]
  557. 280 0080 42F48022 orr r2, r2, #262144
  558. 281 0084 5A61 str r2, [r3, #20]
  559. 192:Core/Src/tim.c **** /**TIM3 GPIO Configuration
  560. 282 .loc 1 192 5 is_stmt 1 view .LVU81
  561. 283 0086 5B69 ldr r3, [r3, #20]
  562. 284 0088 03F48023 and r3, r3, #262144
  563. 285 .LBE10:
  564. 198:Core/Src/tim.c **** GPIO_InitStruct.Pull = GPIO_NOPULL;
  565. 286 .loc 1 198 26 is_stmt 0 view .LVU82
  566. 287 008c 0224 movs r4, #2
  567. 288 .LBB11:
  568. 192:Core/Src/tim.c **** /**TIM3 GPIO Configuration
  569. 289 .loc 1 192 5 view .LVU83
  570. 290 008e 0293 str r3, [sp, #8]
  571. 192:Core/Src/tim.c **** /**TIM3 GPIO Configuration
  572. 291 .loc 1 192 5 is_stmt 1 view .LVU84
  573. 292 .LBE11:
  574. 197:Core/Src/tim.c **** GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  575. 293 .loc 1 197 25 is_stmt 0 view .LVU85
  576. 294 0090 3025 movs r5, #48
  577. 202:Core/Src/tim.c ****
  578. 295 .loc 1 202 5 view .LVU86
  579. 296 0092 03A9 add r1, sp, #12
  580. 198:Core/Src/tim.c **** GPIO_InitStruct.Pull = GPIO_NOPULL;
  581. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 11
  582. 297 .loc 1 198 26 view .LVU87
  583. 298 0094 CDE90354 strd r5, r4, [sp, #12]
  584. 299 .LBB12:
  585. 192:Core/Src/tim.c **** /**TIM3 GPIO Configuration
  586. 300 .loc 1 192 5 view .LVU88
  587. 301 0098 029B ldr r3, [sp, #8]
  588. 302 .LBE12:
  589. 192:Core/Src/tim.c **** /**TIM3 GPIO Configuration
  590. 303 .loc 1 192 5 is_stmt 1 view .LVU89
  591. 197:Core/Src/tim.c **** GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  592. 304 .loc 1 197 5 view .LVU90
  593. 199:Core/Src/tim.c **** GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  594. 305 .loc 1 199 5 view .LVU91
  595. 200:Core/Src/tim.c **** GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
  596. 306 .loc 1 200 5 view .LVU92
  597. 201:Core/Src/tim.c **** HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  598. 307 .loc 1 201 5 view .LVU93
  599. 201:Core/Src/tim.c **** HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  600. 308 .loc 1 201 31 is_stmt 0 view .LVU94
  601. 309 009a 0794 str r4, [sp, #28]
  602. 202:Core/Src/tim.c ****
  603. 310 .loc 1 202 5 is_stmt 1 view .LVU95
  604. 311 009c FFF7FEFF bl HAL_GPIO_Init
  605. 312 .LVL7:
  606. 313 .loc 1 209 1 is_stmt 0 view .LVU96
  607. 314 00a0 08B0 add sp, sp, #32
  608. 315 .LCFI12:
  609. 316 .cfi_def_cfa_offset 16
  610. 317 @ sp needed
  611. 318 00a2 70BD pop {r4, r5, r6, pc}
  612. 319 .L17:
  613. 320 .align 2
  614. 321 .L16:
  615. 322 00a4 00040040 .word 1073742848
  616. 323 00a8 00040048 .word 1207960576
  617. 324 00ac 00100240 .word 1073876992
  618. 325 .cfi_endproc
  619. 326 .LFE133:
  620. 328 .section .text.MX_TIM2_Init,"ax",%progbits
  621. 329 .align 1
  622. 330 .p2align 2,,3
  623. 331 .global MX_TIM2_Init
  624. 332 .syntax unified
  625. 333 .thumb
  626. 334 .thumb_func
  627. 336 MX_TIM2_Init:
  628. 337 .LFB130:
  629. 32:Core/Src/tim.c ****
  630. 338 .loc 1 32 1 is_stmt 1 view -0
  631. 339 .cfi_startproc
  632. 340 @ args = 0, pretend = 0, frame = 40
  633. 341 @ frame_needed = 0, uses_anonymous_args = 0
  634. 38:Core/Src/tim.c **** TIM_OC_InitTypeDef sConfigOC = {0};
  635. 342 .loc 1 38 3 view .LVU98
  636. 32:Core/Src/tim.c ****
  637. 343 .loc 1 32 1 is_stmt 0 view .LVU99
  638. 344 0000 00B5 push {lr}
  639. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 12
  640. 345 .LCFI13:
  641. 346 .cfi_def_cfa_offset 4
  642. 347 .cfi_offset 14, -4
  643. 44:Core/Src/tim.c **** htim2.Init.Prescaler = 72;
  644. 348 .loc 1 44 18 view .LVU100
  645. 349 0002 2548 ldr r0, .L40
  646. 350 0004 4FF08042 mov r2, #1073741824
  647. 351 0008 0260 str r2, [r0]
  648. 45:Core/Src/tim.c **** htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  649. 352 .loc 1 45 24 view .LVU101
  650. 353 000a 4822 movs r2, #72
  651. 38:Core/Src/tim.c **** TIM_OC_InitTypeDef sConfigOC = {0};
  652. 354 .loc 1 38 27 view .LVU102
  653. 355 000c 0023 movs r3, #0
  654. 32:Core/Src/tim.c ****
  655. 356 .loc 1 32 1 view .LVU103
  656. 357 000e 8BB0 sub sp, sp, #44
  657. 358 .LCFI14:
  658. 359 .cfi_def_cfa_offset 48
  659. 45:Core/Src/tim.c **** htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  660. 360 .loc 1 45 24 view .LVU104
  661. 361 0010 4260 str r2, [r0, #4]
  662. 47:Core/Src/tim.c **** htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  663. 362 .loc 1 47 21 view .LVU105
  664. 363 0012 4FF4FA72 mov r2, #500
  665. 38:Core/Src/tim.c **** TIM_OC_InitTypeDef sConfigOC = {0};
  666. 364 .loc 1 38 27 view .LVU106
  667. 365 0016 CDE90033 strd r3, r3, [sp]
  668. 39:Core/Src/tim.c ****
  669. 366 .loc 1 39 22 view .LVU107
  670. 367 001a CDE90233 strd r3, r3, [sp, #8]
  671. 368 001e CDE90433 strd r3, r3, [sp, #16]
  672. 369 0022 CDE90633 strd r3, r3, [sp, #24]
  673. 370 0026 CDE90833 strd r3, r3, [sp, #32]
  674. 44:Core/Src/tim.c **** htim2.Init.Prescaler = 72;
  675. 371 .loc 1 44 3 is_stmt 1 view .LVU108
  676. 45:Core/Src/tim.c **** htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  677. 372 .loc 1 45 3 view .LVU109
  678. 46:Core/Src/tim.c **** htim2.Init.Period = 500;
  679. 373 .loc 1 46 3 view .LVU110
  680. 47:Core/Src/tim.c **** htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  681. 374 .loc 1 47 21 is_stmt 0 view .LVU111
  682. 375 002a C0E90232 strd r3, r2, [r0, #8]
  683. 48:Core/Src/tim.c **** htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  684. 376 .loc 1 48 3 is_stmt 1 view .LVU112
  685. 48:Core/Src/tim.c **** htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  686. 377 .loc 1 48 28 is_stmt 0 view .LVU113
  687. 378 002e 0361 str r3, [r0, #16]
  688. 49:Core/Src/tim.c **** if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  689. 379 .loc 1 49 3 is_stmt 1 view .LVU114
  690. 49:Core/Src/tim.c **** if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  691. 380 .loc 1 49 32 is_stmt 0 view .LVU115
  692. 381 0030 8361 str r3, [r0, #24]
  693. 50:Core/Src/tim.c **** {
  694. 382 .loc 1 50 3 is_stmt 1 view .LVU116
  695. 50:Core/Src/tim.c **** {
  696. 383 .loc 1 50 7 is_stmt 0 view .LVU117
  697. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 13
  698. 384 0032 FFF7FEFF bl HAL_TIM_PWM_Init
  699. 385 .LVL8:
  700. 50:Core/Src/tim.c **** {
  701. 386 .loc 1 50 6 view .LVU118
  702. 387 0036 F0B9 cbnz r0, .L36
  703. 388 .L19:
  704. 54:Core/Src/tim.c **** sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  705. 389 .loc 1 54 3 is_stmt 1 view .LVU119
  706. 54:Core/Src/tim.c **** sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  707. 390 .loc 1 54 37 is_stmt 0 view .LVU120
  708. 391 0038 0023 movs r3, #0
  709. 56:Core/Src/tim.c **** {
  710. 392 .loc 1 56 7 view .LVU121
  711. 393 003a 1748 ldr r0, .L40
  712. 54:Core/Src/tim.c **** sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  713. 394 .loc 1 54 37 view .LVU122
  714. 395 003c 0093 str r3, [sp]
  715. 55:Core/Src/tim.c **** if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  716. 396 .loc 1 55 3 is_stmt 1 view .LVU123
  717. 56:Core/Src/tim.c **** {
  718. 397 .loc 1 56 7 is_stmt 0 view .LVU124
  719. 398 003e 6946 mov r1, sp
  720. 55:Core/Src/tim.c **** if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  721. 399 .loc 1 55 33 view .LVU125
  722. 400 0040 0293 str r3, [sp, #8]
  723. 56:Core/Src/tim.c **** {
  724. 401 .loc 1 56 3 is_stmt 1 view .LVU126
  725. 56:Core/Src/tim.c **** {
  726. 402 .loc 1 56 7 is_stmt 0 view .LVU127
  727. 403 0042 FFF7FEFF bl HAL_TIMEx_MasterConfigSynchronization
  728. 404 .LVL9:
  729. 56:Core/Src/tim.c **** {
  730. 405 .loc 1 56 6 view .LVU128
  731. 406 0046 20BB cbnz r0, .L37
  732. 407 .L20:
  733. 60:Core/Src/tim.c **** sConfigOC.Pulse = 0;
  734. 408 .loc 1 60 3 is_stmt 1 view .LVU129
  735. 61:Core/Src/tim.c **** sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  736. 409 .loc 1 61 19 is_stmt 0 view .LVU130
  737. 410 0048 0022 movs r2, #0
  738. 60:Core/Src/tim.c **** sConfigOC.Pulse = 0;
  739. 411 .loc 1 60 20 view .LVU131
  740. 412 004a 6023 movs r3, #96
  741. 64:Core/Src/tim.c **** {
  742. 413 .loc 1 64 7 view .LVU132
  743. 414 004c 1248 ldr r0, .L40
  744. 62:Core/Src/tim.c **** sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  745. 415 .loc 1 62 24 view .LVU133
  746. 416 004e 0592 str r2, [sp, #20]
  747. 64:Core/Src/tim.c **** {
  748. 417 .loc 1 64 7 view .LVU134
  749. 418 0050 03A9 add r1, sp, #12
  750. 61:Core/Src/tim.c **** sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  751. 419 .loc 1 61 19 view .LVU135
  752. 420 0052 CDE90332 strd r3, r2, [sp, #12]
  753. 62:Core/Src/tim.c **** sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  754. 421 .loc 1 62 3 is_stmt 1 view .LVU136
  755. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 14
  756. 63:Core/Src/tim.c **** if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  757. 422 .loc 1 63 3 view .LVU137
  758. 63:Core/Src/tim.c **** if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  759. 423 .loc 1 63 24 is_stmt 0 view .LVU138
  760. 424 0056 0792 str r2, [sp, #28]
  761. 64:Core/Src/tim.c **** {
  762. 425 .loc 1 64 3 is_stmt 1 view .LVU139
  763. 64:Core/Src/tim.c **** {
  764. 426 .loc 1 64 7 is_stmt 0 view .LVU140
  765. 427 0058 FFF7FEFF bl HAL_TIM_PWM_ConfigChannel
  766. 428 .LVL10:
  767. 64:Core/Src/tim.c **** {
  768. 429 .loc 1 64 6 view .LVU141
  769. 430 005c B0B9 cbnz r0, .L38
  770. 431 .L21:
  771. 68:Core/Src/tim.c **** {
  772. 432 .loc 1 68 3 is_stmt 1 view .LVU142
  773. 68:Core/Src/tim.c **** {
  774. 433 .loc 1 68 7 is_stmt 0 view .LVU143
  775. 434 005e 0E48 ldr r0, .L40
  776. 435 0060 0422 movs r2, #4
  777. 436 0062 03A9 add r1, sp, #12
  778. 437 0064 FFF7FEFF bl HAL_TIM_PWM_ConfigChannel
  779. 438 .LVL11:
  780. 68:Core/Src/tim.c **** {
  781. 439 .loc 1 68 6 view .LVU144
  782. 440 0068 40B9 cbnz r0, .L39
  783. 75:Core/Src/tim.c ****
  784. 441 .loc 1 75 3 is_stmt 1 view .LVU145
  785. 442 006a 0B48 ldr r0, .L40
  786. 443 006c FFF7FEFF bl HAL_TIM_MspPostInit
  787. 444 .LVL12:
  788. 77:Core/Src/tim.c **** /* TIM3 init function */
  789. 445 .loc 1 77 1 is_stmt 0 view .LVU146
  790. 446 0070 0BB0 add sp, sp, #44
  791. 447 .LCFI15:
  792. 448 .cfi_remember_state
  793. 449 .cfi_def_cfa_offset 4
  794. 450 @ sp needed
  795. 451 0072 5DF804FB ldr pc, [sp], #4
  796. 452 .L36:
  797. 453 .LCFI16:
  798. 454 .cfi_restore_state
  799. 52:Core/Src/tim.c **** }
  800. 455 .loc 1 52 5 is_stmt 1 view .LVU147
  801. 456 0076 FFF7FEFF bl Error_Handler
  802. 457 .LVL13:
  803. 458 007a DDE7 b .L19
  804. 459 .L39:
  805. 70:Core/Src/tim.c **** }
  806. 460 .loc 1 70 5 view .LVU148
  807. 461 007c FFF7FEFF bl Error_Handler
  808. 462 .LVL14:
  809. 75:Core/Src/tim.c ****
  810. 463 .loc 1 75 3 view .LVU149
  811. 464 0080 0548 ldr r0, .L40
  812. 465 0082 FFF7FEFF bl HAL_TIM_MspPostInit
  813. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 15
  814. 466 .LVL15:
  815. 77:Core/Src/tim.c **** /* TIM3 init function */
  816. 467 .loc 1 77 1 is_stmt 0 view .LVU150
  817. 468 0086 0BB0 add sp, sp, #44
  818. 469 .LCFI17:
  819. 470 .cfi_remember_state
  820. 471 .cfi_def_cfa_offset 4
  821. 472 @ sp needed
  822. 473 0088 5DF804FB ldr pc, [sp], #4
  823. 474 .L38:
  824. 475 .LCFI18:
  825. 476 .cfi_restore_state
  826. 66:Core/Src/tim.c **** }
  827. 477 .loc 1 66 5 is_stmt 1 view .LVU151
  828. 478 008c FFF7FEFF bl Error_Handler
  829. 479 .LVL16:
  830. 480 0090 E5E7 b .L21
  831. 481 .L37:
  832. 58:Core/Src/tim.c **** }
  833. 482 .loc 1 58 5 view .LVU152
  834. 483 0092 FFF7FEFF bl Error_Handler
  835. 484 .LVL17:
  836. 485 0096 D7E7 b .L20
  837. 486 .L41:
  838. 487 .align 2
  839. 488 .L40:
  840. 489 0098 00000000 .word .LANCHOR0
  841. 490 .cfi_endproc
  842. 491 .LFE130:
  843. 493 .section .text.MX_TIM3_Init,"ax",%progbits
  844. 494 .align 1
  845. 495 .p2align 2,,3
  846. 496 .global MX_TIM3_Init
  847. 497 .syntax unified
  848. 498 .thumb
  849. 499 .thumb_func
  850. 501 MX_TIM3_Init:
  851. 502 .LFB131:
  852. 80:Core/Src/tim.c ****
  853. 503 .loc 1 80 1 view -0
  854. 504 .cfi_startproc
  855. 505 @ args = 0, pretend = 0, frame = 40
  856. 506 @ frame_needed = 0, uses_anonymous_args = 0
  857. 86:Core/Src/tim.c **** TIM_OC_InitTypeDef sConfigOC = {0};
  858. 507 .loc 1 86 3 view .LVU154
  859. 80:Core/Src/tim.c ****
  860. 508 .loc 1 80 1 is_stmt 0 view .LVU155
  861. 509 0000 00B5 push {lr}
  862. 510 .LCFI19:
  863. 511 .cfi_def_cfa_offset 4
  864. 512 .cfi_offset 14, -4
  865. 92:Core/Src/tim.c **** htim3.Init.Prescaler = 72;
  866. 513 .loc 1 92 18 view .LVU156
  867. 514 0002 2548 ldr r0, .L64
  868. 515 0004 254A ldr r2, .L64+4
  869. 516 0006 0260 str r2, [r0]
  870. 93:Core/Src/tim.c **** htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  871. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 16
  872. 517 .loc 1 93 24 view .LVU157
  873. 518 0008 4822 movs r2, #72
  874. 86:Core/Src/tim.c **** TIM_OC_InitTypeDef sConfigOC = {0};
  875. 519 .loc 1 86 27 view .LVU158
  876. 520 000a 0023 movs r3, #0
  877. 80:Core/Src/tim.c ****
  878. 521 .loc 1 80 1 view .LVU159
  879. 522 000c 8BB0 sub sp, sp, #44
  880. 523 .LCFI20:
  881. 524 .cfi_def_cfa_offset 48
  882. 93:Core/Src/tim.c **** htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  883. 525 .loc 1 93 24 view .LVU160
  884. 526 000e 4260 str r2, [r0, #4]
  885. 95:Core/Src/tim.c **** htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  886. 527 .loc 1 95 21 view .LVU161
  887. 528 0010 4FF6FF72 movw r2, #65535
  888. 86:Core/Src/tim.c **** TIM_OC_InitTypeDef sConfigOC = {0};
  889. 529 .loc 1 86 27 view .LVU162
  890. 530 0014 CDE90033 strd r3, r3, [sp]
  891. 87:Core/Src/tim.c ****
  892. 531 .loc 1 87 22 view .LVU163
  893. 532 0018 CDE90233 strd r3, r3, [sp, #8]
  894. 533 001c CDE90433 strd r3, r3, [sp, #16]
  895. 534 0020 CDE90633 strd r3, r3, [sp, #24]
  896. 535 0024 CDE90833 strd r3, r3, [sp, #32]
  897. 92:Core/Src/tim.c **** htim3.Init.Prescaler = 72;
  898. 536 .loc 1 92 3 is_stmt 1 view .LVU164
  899. 93:Core/Src/tim.c **** htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  900. 537 .loc 1 93 3 view .LVU165
  901. 94:Core/Src/tim.c **** htim3.Init.Period = 65535;
  902. 538 .loc 1 94 3 view .LVU166
  903. 95:Core/Src/tim.c **** htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  904. 539 .loc 1 95 21 is_stmt 0 view .LVU167
  905. 540 0028 C0E90232 strd r3, r2, [r0, #8]
  906. 96:Core/Src/tim.c **** htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  907. 541 .loc 1 96 3 is_stmt 1 view .LVU168
  908. 96:Core/Src/tim.c **** htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  909. 542 .loc 1 96 28 is_stmt 0 view .LVU169
  910. 543 002c 0361 str r3, [r0, #16]
  911. 97:Core/Src/tim.c **** if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  912. 544 .loc 1 97 3 is_stmt 1 view .LVU170
  913. 97:Core/Src/tim.c **** if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  914. 545 .loc 1 97 32 is_stmt 0 view .LVU171
  915. 546 002e 8361 str r3, [r0, #24]
  916. 98:Core/Src/tim.c **** {
  917. 547 .loc 1 98 3 is_stmt 1 view .LVU172
  918. 98:Core/Src/tim.c **** {
  919. 548 .loc 1 98 7 is_stmt 0 view .LVU173
  920. 549 0030 FFF7FEFF bl HAL_TIM_PWM_Init
  921. 550 .LVL18:
  922. 98:Core/Src/tim.c **** {
  923. 551 .loc 1 98 6 view .LVU174
  924. 552 0034 F0B9 cbnz r0, .L60
  925. 553 .L43:
  926. 102:Core/Src/tim.c **** sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  927. 554 .loc 1 102 3 is_stmt 1 view .LVU175
  928. 102:Core/Src/tim.c **** sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  929. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 17
  930. 555 .loc 1 102 37 is_stmt 0 view .LVU176
  931. 556 0036 0023 movs r3, #0
  932. 104:Core/Src/tim.c **** {
  933. 557 .loc 1 104 7 view .LVU177
  934. 558 0038 1748 ldr r0, .L64
  935. 102:Core/Src/tim.c **** sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  936. 559 .loc 1 102 37 view .LVU178
  937. 560 003a 0093 str r3, [sp]
  938. 103:Core/Src/tim.c **** if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  939. 561 .loc 1 103 3 is_stmt 1 view .LVU179
  940. 104:Core/Src/tim.c **** {
  941. 562 .loc 1 104 7 is_stmt 0 view .LVU180
  942. 563 003c 6946 mov r1, sp
  943. 103:Core/Src/tim.c **** if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  944. 564 .loc 1 103 33 view .LVU181
  945. 565 003e 0293 str r3, [sp, #8]
  946. 104:Core/Src/tim.c **** {
  947. 566 .loc 1 104 3 is_stmt 1 view .LVU182
  948. 104:Core/Src/tim.c **** {
  949. 567 .loc 1 104 7 is_stmt 0 view .LVU183
  950. 568 0040 FFF7FEFF bl HAL_TIMEx_MasterConfigSynchronization
  951. 569 .LVL19:
  952. 104:Core/Src/tim.c **** {
  953. 570 .loc 1 104 6 view .LVU184
  954. 571 0044 20BB cbnz r0, .L61
  955. 572 .L44:
  956. 108:Core/Src/tim.c **** sConfigOC.Pulse = 0;
  957. 573 .loc 1 108 3 is_stmt 1 view .LVU185
  958. 109:Core/Src/tim.c **** sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  959. 574 .loc 1 109 19 is_stmt 0 view .LVU186
  960. 575 0046 0022 movs r2, #0
  961. 108:Core/Src/tim.c **** sConfigOC.Pulse = 0;
  962. 576 .loc 1 108 20 view .LVU187
  963. 577 0048 6023 movs r3, #96
  964. 112:Core/Src/tim.c **** {
  965. 578 .loc 1 112 7 view .LVU188
  966. 579 004a 1348 ldr r0, .L64
  967. 110:Core/Src/tim.c **** sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  968. 580 .loc 1 110 24 view .LVU189
  969. 581 004c 0592 str r2, [sp, #20]
  970. 112:Core/Src/tim.c **** {
  971. 582 .loc 1 112 7 view .LVU190
  972. 583 004e 03A9 add r1, sp, #12
  973. 109:Core/Src/tim.c **** sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  974. 584 .loc 1 109 19 view .LVU191
  975. 585 0050 CDE90332 strd r3, r2, [sp, #12]
  976. 110:Core/Src/tim.c **** sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  977. 586 .loc 1 110 3 is_stmt 1 view .LVU192
  978. 111:Core/Src/tim.c **** if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  979. 587 .loc 1 111 3 view .LVU193
  980. 111:Core/Src/tim.c **** if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  981. 588 .loc 1 111 24 is_stmt 0 view .LVU194
  982. 589 0054 0792 str r2, [sp, #28]
  983. 112:Core/Src/tim.c **** {
  984. 590 .loc 1 112 3 is_stmt 1 view .LVU195
  985. 112:Core/Src/tim.c **** {
  986. 591 .loc 1 112 7 is_stmt 0 view .LVU196
  987. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 18
  988. 592 0056 FFF7FEFF bl HAL_TIM_PWM_ConfigChannel
  989. 593 .LVL20:
  990. 112:Core/Src/tim.c **** {
  991. 594 .loc 1 112 6 view .LVU197
  992. 595 005a B0B9 cbnz r0, .L62
  993. 596 .L45:
  994. 116:Core/Src/tim.c **** {
  995. 597 .loc 1 116 3 is_stmt 1 view .LVU198
  996. 116:Core/Src/tim.c **** {
  997. 598 .loc 1 116 7 is_stmt 0 view .LVU199
  998. 599 005c 0E48 ldr r0, .L64
  999. 600 005e 0422 movs r2, #4
  1000. 601 0060 03A9 add r1, sp, #12
  1001. 602 0062 FFF7FEFF bl HAL_TIM_PWM_ConfigChannel
  1002. 603 .LVL21:
  1003. 116:Core/Src/tim.c **** {
  1004. 604 .loc 1 116 6 view .LVU200
  1005. 605 0066 40B9 cbnz r0, .L63
  1006. 123:Core/Src/tim.c ****
  1007. 606 .loc 1 123 3 is_stmt 1 view .LVU201
  1008. 607 0068 0B48 ldr r0, .L64
  1009. 608 006a FFF7FEFF bl HAL_TIM_MspPostInit
  1010. 609 .LVL22:
  1011. 125:Core/Src/tim.c ****
  1012. 610 .loc 1 125 1 is_stmt 0 view .LVU202
  1013. 611 006e 0BB0 add sp, sp, #44
  1014. 612 .LCFI21:
  1015. 613 .cfi_remember_state
  1016. 614 .cfi_def_cfa_offset 4
  1017. 615 @ sp needed
  1018. 616 0070 5DF804FB ldr pc, [sp], #4
  1019. 617 .L60:
  1020. 618 .LCFI22:
  1021. 619 .cfi_restore_state
  1022. 100:Core/Src/tim.c **** }
  1023. 620 .loc 1 100 5 is_stmt 1 view .LVU203
  1024. 621 0074 FFF7FEFF bl Error_Handler
  1025. 622 .LVL23:
  1026. 623 0078 DDE7 b .L43
  1027. 624 .L63:
  1028. 118:Core/Src/tim.c **** }
  1029. 625 .loc 1 118 5 view .LVU204
  1030. 626 007a FFF7FEFF bl Error_Handler
  1031. 627 .LVL24:
  1032. 123:Core/Src/tim.c ****
  1033. 628 .loc 1 123 3 view .LVU205
  1034. 629 007e 0648 ldr r0, .L64
  1035. 630 0080 FFF7FEFF bl HAL_TIM_MspPostInit
  1036. 631 .LVL25:
  1037. 125:Core/Src/tim.c ****
  1038. 632 .loc 1 125 1 is_stmt 0 view .LVU206
  1039. 633 0084 0BB0 add sp, sp, #44
  1040. 634 .LCFI23:
  1041. 635 .cfi_remember_state
  1042. 636 .cfi_def_cfa_offset 4
  1043. 637 @ sp needed
  1044. 638 0086 5DF804FB ldr pc, [sp], #4
  1045. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 19
  1046. 639 .L62:
  1047. 640 .LCFI24:
  1048. 641 .cfi_restore_state
  1049. 114:Core/Src/tim.c **** }
  1050. 642 .loc 1 114 5 is_stmt 1 view .LVU207
  1051. 643 008a FFF7FEFF bl Error_Handler
  1052. 644 .LVL26:
  1053. 645 008e E5E7 b .L45
  1054. 646 .L61:
  1055. 106:Core/Src/tim.c **** }
  1056. 647 .loc 1 106 5 view .LVU208
  1057. 648 0090 FFF7FEFF bl Error_Handler
  1058. 649 .LVL27:
  1059. 650 0094 D7E7 b .L44
  1060. 651 .L65:
  1061. 652 0096 00BF .align 2
  1062. 653 .L64:
  1063. 654 0098 00000000 .word .LANCHOR1
  1064. 655 009c 00040040 .word 1073742848
  1065. 656 .cfi_endproc
  1066. 657 .LFE131:
  1067. 659 .section .text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
  1068. 660 .align 1
  1069. 661 .p2align 2,,3
  1070. 662 .global HAL_TIM_PWM_MspDeInit
  1071. 663 .syntax unified
  1072. 664 .thumb
  1073. 665 .thumb_func
  1074. 667 HAL_TIM_PWM_MspDeInit:
  1075. 668 .LVL28:
  1076. 669 .LFB134:
  1077. 210:Core/Src/tim.c ****
  1078. 211:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
  1079. 212:Core/Src/tim.c **** {
  1080. 670 .loc 1 212 1 view -0
  1081. 671 .cfi_startproc
  1082. 672 @ args = 0, pretend = 0, frame = 0
  1083. 673 @ frame_needed = 0, uses_anonymous_args = 0
  1084. 674 @ link register save eliminated.
  1085. 213:Core/Src/tim.c ****
  1086. 214:Core/Src/tim.c **** if(tim_pwmHandle->Instance==TIM2)
  1087. 675 .loc 1 214 3 view .LVU210
  1088. 676 .loc 1 214 19 is_stmt 0 view .LVU211
  1089. 677 0000 0368 ldr r3, [r0]
  1090. 678 .loc 1 214 5 view .LVU212
  1091. 679 0002 B3F1804F cmp r3, #1073741824
  1092. 680 0006 0AD0 beq .L69
  1093. 215:Core/Src/tim.c **** {
  1094. 216:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_MspDeInit 0 */
  1095. 217:Core/Src/tim.c ****
  1096. 218:Core/Src/tim.c **** /* USER CODE END TIM2_MspDeInit 0 */
  1097. 219:Core/Src/tim.c **** /* Peripheral clock disable */
  1098. 220:Core/Src/tim.c **** __HAL_RCC_TIM2_CLK_DISABLE();
  1099. 221:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_MspDeInit 1 */
  1100. 222:Core/Src/tim.c ****
  1101. 223:Core/Src/tim.c **** /* USER CODE END TIM2_MspDeInit 1 */
  1102. 224:Core/Src/tim.c **** }
  1103. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 20
  1104. 225:Core/Src/tim.c **** else if(tim_pwmHandle->Instance==TIM3)
  1105. 681 .loc 1 225 8 is_stmt 1 view .LVU213
  1106. 682 .loc 1 225 10 is_stmt 0 view .LVU214
  1107. 683 0008 084A ldr r2, .L71
  1108. 684 000a 9342 cmp r3, r2
  1109. 685 000c 00D0 beq .L70
  1110. 226:Core/Src/tim.c **** {
  1111. 227:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_MspDeInit 0 */
  1112. 228:Core/Src/tim.c ****
  1113. 229:Core/Src/tim.c **** /* USER CODE END TIM3_MspDeInit 0 */
  1114. 230:Core/Src/tim.c **** /* Peripheral clock disable */
  1115. 231:Core/Src/tim.c **** __HAL_RCC_TIM3_CLK_DISABLE();
  1116. 232:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_MspDeInit 1 */
  1117. 233:Core/Src/tim.c ****
  1118. 234:Core/Src/tim.c **** /* USER CODE END TIM3_MspDeInit 1 */
  1119. 235:Core/Src/tim.c **** }
  1120. 236:Core/Src/tim.c **** }
  1121. 686 .loc 1 236 1 view .LVU215
  1122. 687 000e 7047 bx lr
  1123. 688 .L70:
  1124. 231:Core/Src/tim.c **** /* USER CODE BEGIN TIM3_MspDeInit 1 */
  1125. 689 .loc 1 231 5 is_stmt 1 view .LVU216
  1126. 690 0010 02F50332 add r2, r2, #134144
  1127. 691 0014 D369 ldr r3, [r2, #28]
  1128. 692 0016 23F00203 bic r3, r3, #2
  1129. 693 001a D361 str r3, [r2, #28]
  1130. 694 .loc 1 236 1 is_stmt 0 view .LVU217
  1131. 695 001c 7047 bx lr
  1132. 696 .L69:
  1133. 220:Core/Src/tim.c **** /* USER CODE BEGIN TIM2_MspDeInit 1 */
  1134. 697 .loc 1 220 5 is_stmt 1 view .LVU218
  1135. 698 001e 044A ldr r2, .L71+4
  1136. 699 0020 D369 ldr r3, [r2, #28]
  1137. 700 0022 23F00103 bic r3, r3, #1
  1138. 701 0026 D361 str r3, [r2, #28]
  1139. 702 0028 7047 bx lr
  1140. 703 .L72:
  1141. 704 002a 00BF .align 2
  1142. 705 .L71:
  1143. 706 002c 00040040 .word 1073742848
  1144. 707 0030 00100240 .word 1073876992
  1145. 708 .cfi_endproc
  1146. 709 .LFE134:
  1147. 711 .global htim3
  1148. 712 .global htim2
  1149. 713 .section .bss.htim2,"aw",%nobits
  1150. 714 .align 2
  1151. 715 .set .LANCHOR0,. + 0
  1152. 718 htim2:
  1153. 719 0000 00000000 .space 76
  1154. 719 00000000
  1155. 719 00000000
  1156. 719 00000000
  1157. 719 00000000
  1158. 720 .section .bss.htim3,"aw",%nobits
  1159. 721 .align 2
  1160. 722 .set .LANCHOR1,. + 0
  1161. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 21
  1162. 725 htim3:
  1163. 726 0000 00000000 .space 76
  1164. 726 00000000
  1165. 726 00000000
  1166. 726 00000000
  1167. 726 00000000
  1168. 727 .text
  1169. 728 .Letext0:
  1170. 729 .file 2 "d:\\arm-gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
  1171. 730 .file 3 "d:\\arm-gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
  1172. 731 .file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302xc.h"
  1173. 732 .file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
  1174. 733 .file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
  1175. 734 .file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
  1176. 735 .file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
  1177. 736 .file 9 "Core/Inc/tim.h"
  1178. 737 .file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
  1179. 738 .file 11 "Core/Inc/main.h"
  1180. ARM GAS C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s page 22
  1181. DEFINED SYMBOLS
  1182. *ABS*:00000000 tim.c
  1183. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:20 .text.HAL_TIM_PWM_MspInit:00000000 $t
  1184. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:27 .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
  1185. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:113 .text.HAL_TIM_PWM_MspInit:00000048 $d
  1186. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:119 .text.HAL_TIM_MspPostInit:00000000 $t
  1187. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:126 .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
  1188. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:322 .text.HAL_TIM_MspPostInit:000000a4 $d
  1189. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:329 .text.MX_TIM2_Init:00000000 $t
  1190. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:336 .text.MX_TIM2_Init:00000000 MX_TIM2_Init
  1191. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:489 .text.MX_TIM2_Init:00000098 $d
  1192. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:494 .text.MX_TIM3_Init:00000000 $t
  1193. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:501 .text.MX_TIM3_Init:00000000 MX_TIM3_Init
  1194. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:654 .text.MX_TIM3_Init:00000098 $d
  1195. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:660 .text.HAL_TIM_PWM_MspDeInit:00000000 $t
  1196. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:667 .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
  1197. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:706 .text.HAL_TIM_PWM_MspDeInit:0000002c $d
  1198. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:725 .bss.htim3:00000000 htim3
  1199. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:718 .bss.htim2:00000000 htim2
  1200. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:714 .bss.htim2:00000000 $d
  1201. C:\Users\zl835\AppData\Local\Temp\ccyWWNef.s:721 .bss.htim3:00000000 $d
  1202. UNDEFINED SYMBOLS
  1203. HAL_GPIO_Init
  1204. HAL_TIM_PWM_Init
  1205. HAL_TIMEx_MasterConfigSynchronization
  1206. HAL_TIM_PWM_ConfigChannel
  1207. Error_Handler