dma.lst 9.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225
  1. ARM GAS C:\Users\zl835\AppData\Local\Temp\cc009oJf.s page 1
  2. 1 .cpu cortex-m4
  3. 2 .arch armv7e-m
  4. 3 .fpu fpv4-sp-d16
  5. 4 .eabi_attribute 27, 1
  6. 5 .eabi_attribute 28, 1
  7. 6 .eabi_attribute 20, 1
  8. 7 .eabi_attribute 21, 1
  9. 8 .eabi_attribute 23, 3
  10. 9 .eabi_attribute 24, 1
  11. 10 .eabi_attribute 25, 1
  12. 11 .eabi_attribute 26, 1
  13. 12 .eabi_attribute 30, 2
  14. 13 .eabi_attribute 34, 1
  15. 14 .eabi_attribute 18, 4
  16. 15 .file "dma.c"
  17. 16 .text
  18. 17 .Ltext0:
  19. 18 .cfi_sections .debug_frame
  20. 19 .section .text.MX_DMA_Init,"ax",%progbits
  21. 20 .align 1
  22. 21 .p2align 2,,3
  23. 22 .global MX_DMA_Init
  24. 23 .syntax unified
  25. 24 .thumb
  26. 25 .thumb_func
  27. 27 MX_DMA_Init:
  28. 28 .LFB130:
  29. 29 .file 1 "Core/Src/dma.c"
  30. 1:Core/Src/dma.c **** /* USER CODE BEGIN Header */
  31. 2:Core/Src/dma.c **** /**
  32. 3:Core/Src/dma.c **** ******************************************************************************
  33. 4:Core/Src/dma.c **** * @file dma.c
  34. 5:Core/Src/dma.c **** * @brief This file provides code for the configuration
  35. 6:Core/Src/dma.c **** * of all the requested memory to memory DMA transfers.
  36. 7:Core/Src/dma.c **** ******************************************************************************
  37. 8:Core/Src/dma.c **** * @attention
  38. 9:Core/Src/dma.c **** *
  39. 10:Core/Src/dma.c **** * Copyright (c) 2025 STMicroelectronics.
  40. 11:Core/Src/dma.c **** * All rights reserved.
  41. 12:Core/Src/dma.c **** *
  42. 13:Core/Src/dma.c **** * This software is licensed under terms that can be found in the LICENSE file
  43. 14:Core/Src/dma.c **** * in the root directory of this software component.
  44. 15:Core/Src/dma.c **** * If no LICENSE file comes with this software, it is provided AS-IS.
  45. 16:Core/Src/dma.c **** *
  46. 17:Core/Src/dma.c **** ******************************************************************************
  47. 18:Core/Src/dma.c **** */
  48. 19:Core/Src/dma.c **** /* USER CODE END Header */
  49. 20:Core/Src/dma.c ****
  50. 21:Core/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
  51. 22:Core/Src/dma.c **** #include "dma.h"
  52. 23:Core/Src/dma.c ****
  53. 24:Core/Src/dma.c **** /* USER CODE BEGIN 0 */
  54. 25:Core/Src/dma.c ****
  55. 26:Core/Src/dma.c **** /* USER CODE END 0 */
  56. 27:Core/Src/dma.c ****
  57. 28:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  58. 29:Core/Src/dma.c **** /* Configure DMA */
  59. ARM GAS C:\Users\zl835\AppData\Local\Temp\cc009oJf.s page 2
  60. 30:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  61. 31:Core/Src/dma.c ****
  62. 32:Core/Src/dma.c **** /* USER CODE BEGIN 1 */
  63. 33:Core/Src/dma.c ****
  64. 34:Core/Src/dma.c **** /* USER CODE END 1 */
  65. 35:Core/Src/dma.c ****
  66. 36:Core/Src/dma.c **** /**
  67. 37:Core/Src/dma.c **** * Enable DMA controller clock
  68. 38:Core/Src/dma.c **** */
  69. 39:Core/Src/dma.c **** void MX_DMA_Init(void)
  70. 40:Core/Src/dma.c **** {
  71. 30 .loc 1 40 1 view -0
  72. 31 .cfi_startproc
  73. 32 @ args = 0, pretend = 0, frame = 8
  74. 33 @ frame_needed = 0, uses_anonymous_args = 0
  75. 41:Core/Src/dma.c ****
  76. 42:Core/Src/dma.c **** /* DMA controller clock enable */
  77. 43:Core/Src/dma.c **** __HAL_RCC_DMA1_CLK_ENABLE();
  78. 34 .loc 1 43 3 view .LVU1
  79. 35 .LBB2:
  80. 36 .loc 1 43 3 view .LVU2
  81. 37 .loc 1 43 3 view .LVU3
  82. 38 0000 174B ldr r3, .L4
  83. 39 .LBE2:
  84. 40:Core/Src/dma.c ****
  85. 40 .loc 1 40 1 is_stmt 0 view .LVU4
  86. 41 0002 00B5 push {lr}
  87. 42 .LCFI0:
  88. 43 .cfi_def_cfa_offset 4
  89. 44 .cfi_offset 14, -4
  90. 45 .LBB3:
  91. 46 .loc 1 43 3 view .LVU5
  92. 47 0004 5869 ldr r0, [r3, #20]
  93. 48 0006 40F00100 orr r0, r0, #1
  94. 49 000a 5861 str r0, [r3, #20]
  95. 50 .loc 1 43 3 is_stmt 1 view .LVU6
  96. 51 000c 5B69 ldr r3, [r3, #20]
  97. 52 .LBE3:
  98. 40:Core/Src/dma.c ****
  99. 53 .loc 1 40 1 is_stmt 0 view .LVU7
  100. 54 000e 83B0 sub sp, sp, #12
  101. 55 .LCFI1:
  102. 56 .cfi_def_cfa_offset 16
  103. 44:Core/Src/dma.c ****
  104. 45:Core/Src/dma.c **** /* DMA interrupt init */
  105. 46:Core/Src/dma.c **** /* DMA1_Channel2_IRQn interrupt configuration */
  106. 47:Core/Src/dma.c **** HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
  107. 57 .loc 1 47 3 view .LVU8
  108. 58 0010 0022 movs r2, #0
  109. 59 .LBB4:
  110. 43:Core/Src/dma.c ****
  111. 60 .loc 1 43 3 view .LVU9
  112. 61 0012 03F00103 and r3, r3, #1
  113. 62 .LBE4:
  114. 63 .loc 1 47 3 view .LVU10
  115. 64 0016 1146 mov r1, r2
  116. 65 .LBB5:
  117. ARM GAS C:\Users\zl835\AppData\Local\Temp\cc009oJf.s page 3
  118. 43:Core/Src/dma.c ****
  119. 66 .loc 1 43 3 view .LVU11
  120. 67 0018 0193 str r3, [sp, #4]
  121. 43:Core/Src/dma.c ****
  122. 68 .loc 1 43 3 is_stmt 1 view .LVU12
  123. 69 .LBE5:
  124. 70 .loc 1 47 3 is_stmt 0 view .LVU13
  125. 71 001a 0C20 movs r0, #12
  126. 72 .LBB6:
  127. 43:Core/Src/dma.c ****
  128. 73 .loc 1 43 3 view .LVU14
  129. 74 001c 019B ldr r3, [sp, #4]
  130. 75 .LBE6:
  131. 43:Core/Src/dma.c ****
  132. 76 .loc 1 43 3 is_stmt 1 view .LVU15
  133. 77 .loc 1 47 3 view .LVU16
  134. 78 001e FFF7FEFF bl HAL_NVIC_SetPriority
  135. 79 .LVL0:
  136. 48:Core/Src/dma.c **** HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
  137. 80 .loc 1 48 3 view .LVU17
  138. 81 0022 0C20 movs r0, #12
  139. 82 0024 FFF7FEFF bl HAL_NVIC_EnableIRQ
  140. 83 .LVL1:
  141. 49:Core/Src/dma.c **** /* DMA1_Channel3_IRQn interrupt configuration */
  142. 50:Core/Src/dma.c **** HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
  143. 84 .loc 1 50 3 view .LVU18
  144. 85 0028 0022 movs r2, #0
  145. 86 002a 1146 mov r1, r2
  146. 87 002c 0D20 movs r0, #13
  147. 88 002e FFF7FEFF bl HAL_NVIC_SetPriority
  148. 89 .LVL2:
  149. 51:Core/Src/dma.c **** HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
  150. 90 .loc 1 51 3 view .LVU19
  151. 91 0032 0D20 movs r0, #13
  152. 92 0034 FFF7FEFF bl HAL_NVIC_EnableIRQ
  153. 93 .LVL3:
  154. 52:Core/Src/dma.c **** /* DMA1_Channel6_IRQn interrupt configuration */
  155. 53:Core/Src/dma.c **** HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
  156. 94 .loc 1 53 3 view .LVU20
  157. 95 0038 0022 movs r2, #0
  158. 96 003a 1146 mov r1, r2
  159. 97 003c 1020 movs r0, #16
  160. 98 003e FFF7FEFF bl HAL_NVIC_SetPriority
  161. 99 .LVL4:
  162. 54:Core/Src/dma.c **** HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
  163. 100 .loc 1 54 3 view .LVU21
  164. 101 0042 1020 movs r0, #16
  165. 102 0044 FFF7FEFF bl HAL_NVIC_EnableIRQ
  166. 103 .LVL5:
  167. 55:Core/Src/dma.c **** /* DMA1_Channel7_IRQn interrupt configuration */
  168. 56:Core/Src/dma.c **** HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
  169. 104 .loc 1 56 3 view .LVU22
  170. 105 0048 0022 movs r2, #0
  171. 106 004a 1120 movs r0, #17
  172. 107 004c 1146 mov r1, r2
  173. 108 004e FFF7FEFF bl HAL_NVIC_SetPriority
  174. 109 .LVL6:
  175. ARM GAS C:\Users\zl835\AppData\Local\Temp\cc009oJf.s page 4
  176. 57:Core/Src/dma.c **** HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
  177. 110 .loc 1 57 3 view .LVU23
  178. 111 0052 1120 movs r0, #17
  179. 58:Core/Src/dma.c ****
  180. 59:Core/Src/dma.c **** }
  181. 112 .loc 1 59 1 is_stmt 0 view .LVU24
  182. 113 0054 03B0 add sp, sp, #12
  183. 114 .LCFI2:
  184. 115 .cfi_def_cfa_offset 4
  185. 116 @ sp needed
  186. 117 0056 5DF804EB ldr lr, [sp], #4
  187. 118 .LCFI3:
  188. 119 .cfi_restore 14
  189. 120 .cfi_def_cfa_offset 0
  190. 57:Core/Src/dma.c **** HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
  191. 121 .loc 1 57 3 view .LVU25
  192. 122 005a FFF7FEBF b HAL_NVIC_EnableIRQ
  193. 123 .LVL7:
  194. 124 .L5:
  195. 125 005e 00BF .align 2
  196. 126 .L4:
  197. 127 0060 00100240 .word 1073876992
  198. 128 .cfi_endproc
  199. 129 .LFE130:
  200. 131 .text
  201. 132 .Letext0:
  202. 133 .file 2 "d:\\arm-gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
  203. 134 .file 3 "d:\\arm-gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
  204. 135 .file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302xc.h"
  205. 136 .file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
  206. ARM GAS C:\Users\zl835\AppData\Local\Temp\cc009oJf.s page 5
  207. DEFINED SYMBOLS
  208. *ABS*:00000000 dma.c
  209. C:\Users\zl835\AppData\Local\Temp\cc009oJf.s:20 .text.MX_DMA_Init:00000000 $t
  210. C:\Users\zl835\AppData\Local\Temp\cc009oJf.s:27 .text.MX_DMA_Init:00000000 MX_DMA_Init
  211. C:\Users\zl835\AppData\Local\Temp\cc009oJf.s:127 .text.MX_DMA_Init:00000060 $d
  212. UNDEFINED SYMBOLS
  213. HAL_NVIC_SetPriority
  214. HAL_NVIC_EnableIRQ