stm32f1xx_it.c 8.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308
  1. /* USER CODE BEGIN Header */
  2. /**
  3. ******************************************************************************
  4. * @file stm32f1xx_it.c
  5. * @brief Interrupt Service Routines.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * Copyright (c) 2025 STMicroelectronics.
  10. * All rights reserved.
  11. *
  12. * This software is licensed under terms that can be found in the LICENSE file
  13. * in the root directory of this software component.
  14. * If no LICENSE file comes with this software, it is provided AS-IS.
  15. *
  16. ******************************************************************************
  17. */
  18. /* USER CODE END Header */
  19. /* Includes ------------------------------------------------------------------*/
  20. #include "main.h"
  21. #include "stm32f1xx_it.h"
  22. /* Private includes ----------------------------------------------------------*/
  23. /* USER CODE BEGIN Includes */
  24. #include "usart.h"
  25. /* USER CODE END Includes */
  26. /* Private typedef -----------------------------------------------------------*/
  27. /* USER CODE BEGIN TD */
  28. /* USER CODE END TD */
  29. /* Private define ------------------------------------------------------------*/
  30. /* USER CODE BEGIN PD */
  31. /* USER CODE END PD */
  32. /* Private macro -------------------------------------------------------------*/
  33. /* USER CODE BEGIN PM */
  34. /* USER CODE END PM */
  35. /* Private variables ---------------------------------------------------------*/
  36. /* USER CODE BEGIN PV */
  37. /* USER CODE END PV */
  38. /* Private function prototypes -----------------------------------------------*/
  39. /* USER CODE BEGIN PFP */
  40. /* USER CODE END PFP */
  41. /* Private user code ---------------------------------------------------------*/
  42. /* USER CODE BEGIN 0 */
  43. /* USER CODE END 0 */
  44. /* External variables --------------------------------------------------------*/
  45. extern PCD_HandleTypeDef hpcd_USB_FS;
  46. extern DMA_HandleTypeDef hdma_usart2_rx;
  47. extern DMA_HandleTypeDef hdma_usart2_tx;
  48. extern DMA_HandleTypeDef hdma_usart3_rx;
  49. extern DMA_HandleTypeDef hdma_usart3_tx;
  50. extern UART_HandleTypeDef huart2;
  51. extern UART_HandleTypeDef huart3;
  52. /* USER CODE BEGIN EV */
  53. /* USER CODE END EV */
  54. /******************************************************************************/
  55. /* Cortex-M3 Processor Interruption and Exception Handlers */
  56. /******************************************************************************/
  57. /**
  58. * @brief This function handles Non maskable interrupt.
  59. */
  60. void NMI_Handler(void)
  61. {
  62. /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  63. /* USER CODE END NonMaskableInt_IRQn 0 */
  64. /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  65. while (1)
  66. {
  67. }
  68. /* USER CODE END NonMaskableInt_IRQn 1 */
  69. }
  70. /**
  71. * @brief This function handles Hard fault interrupt.
  72. */
  73. void HardFault_Handler(void)
  74. {
  75. /* USER CODE BEGIN HardFault_IRQn 0 */
  76. /* USER CODE END HardFault_IRQn 0 */
  77. while (1)
  78. {
  79. /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  80. /* USER CODE END W1_HardFault_IRQn 0 */
  81. }
  82. }
  83. /**
  84. * @brief This function handles Memory management fault.
  85. */
  86. void MemManage_Handler(void)
  87. {
  88. /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  89. /* USER CODE END MemoryManagement_IRQn 0 */
  90. while (1)
  91. {
  92. /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  93. /* USER CODE END W1_MemoryManagement_IRQn 0 */
  94. }
  95. }
  96. /**
  97. * @brief This function handles Prefetch fault, memory access fault.
  98. */
  99. void BusFault_Handler(void)
  100. {
  101. /* USER CODE BEGIN BusFault_IRQn 0 */
  102. /* USER CODE END BusFault_IRQn 0 */
  103. while (1)
  104. {
  105. /* USER CODE BEGIN W1_BusFault_IRQn 0 */
  106. /* USER CODE END W1_BusFault_IRQn 0 */
  107. }
  108. }
  109. /**
  110. * @brief This function handles Undefined instruction or illegal state.
  111. */
  112. void UsageFault_Handler(void)
  113. {
  114. /* USER CODE BEGIN UsageFault_IRQn 0 */
  115. /* USER CODE END UsageFault_IRQn 0 */
  116. while (1)
  117. {
  118. /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
  119. /* USER CODE END W1_UsageFault_IRQn 0 */
  120. }
  121. }
  122. /**
  123. * @brief This function handles System service call via SWI instruction.
  124. */
  125. void SVC_Handler(void)
  126. {
  127. /* USER CODE BEGIN SVCall_IRQn 0 */
  128. /* USER CODE END SVCall_IRQn 0 */
  129. /* USER CODE BEGIN SVCall_IRQn 1 */
  130. /* USER CODE END SVCall_IRQn 1 */
  131. }
  132. /**
  133. * @brief This function handles Debug monitor.
  134. */
  135. void DebugMon_Handler(void)
  136. {
  137. /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  138. /* USER CODE END DebugMonitor_IRQn 0 */
  139. /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  140. /* USER CODE END DebugMonitor_IRQn 1 */
  141. }
  142. /**
  143. * @brief This function handles Pendable request for system service.
  144. */
  145. void PendSV_Handler(void)
  146. {
  147. /* USER CODE BEGIN PendSV_IRQn 0 */
  148. /* USER CODE END PendSV_IRQn 0 */
  149. /* USER CODE BEGIN PendSV_IRQn 1 */
  150. /* USER CODE END PendSV_IRQn 1 */
  151. }
  152. /**
  153. * @brief This function handles System tick timer.
  154. */
  155. void SysTick_Handler(void)
  156. {
  157. /* USER CODE BEGIN SysTick_IRQn 0 */
  158. /* USER CODE END SysTick_IRQn 0 */
  159. HAL_IncTick();
  160. /* USER CODE BEGIN SysTick_IRQn 1 */
  161. /* USER CODE END SysTick_IRQn 1 */
  162. }
  163. /******************************************************************************/
  164. /* STM32F1xx Peripheral Interrupt Handlers */
  165. /* Add here the Interrupt Handlers for the used peripherals. */
  166. /* For the available peripheral interrupt handler names, */
  167. /* please refer to the startup file (startup_stm32f1xx.s). */
  168. /******************************************************************************/
  169. /**
  170. * @brief This function handles DMA1 channel2 global interrupt.
  171. */
  172. void DMA1_Channel2_IRQHandler(void)
  173. {
  174. /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
  175. /* USER CODE END DMA1_Channel2_IRQn 0 */
  176. HAL_DMA_IRQHandler(&hdma_usart3_tx);
  177. /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */
  178. /* USER CODE END DMA1_Channel2_IRQn 1 */
  179. }
  180. /**
  181. * @brief This function handles DMA1 channel3 global interrupt.
  182. */
  183. void DMA1_Channel3_IRQHandler(void)
  184. {
  185. /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
  186. /* USER CODE END DMA1_Channel3_IRQn 0 */
  187. HAL_DMA_IRQHandler(&hdma_usart3_rx);
  188. /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  189. /* USER CODE END DMA1_Channel3_IRQn 1 */
  190. }
  191. /**
  192. * @brief This function handles DMA1 channel6 global interrupt.
  193. */
  194. void DMA1_Channel6_IRQHandler(void)
  195. {
  196. /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
  197. /* USER CODE END DMA1_Channel6_IRQn 0 */
  198. HAL_DMA_IRQHandler(&hdma_usart2_rx);
  199. /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */
  200. /* USER CODE END DMA1_Channel6_IRQn 1 */
  201. }
  202. /**
  203. * @brief This function handles DMA1 channel7 global interrupt.
  204. */
  205. void DMA1_Channel7_IRQHandler(void)
  206. {
  207. /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
  208. /* USER CODE END DMA1_Channel7_IRQn 0 */
  209. HAL_DMA_IRQHandler(&hdma_usart2_tx);
  210. /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */
  211. /* USER CODE END DMA1_Channel7_IRQn 1 */
  212. }
  213. /**
  214. * @brief This function handles USB low priority or CAN RX0 interrupts.
  215. */
  216. void USB_LP_CAN1_RX0_IRQHandler(void)
  217. {
  218. /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */
  219. /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  220. HAL_PCD_IRQHandler(&hpcd_USB_FS);
  221. /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */
  222. /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
  223. }
  224. /**
  225. * @brief This function handles USART2 global interrupt.
  226. */
  227. void USART2_IRQHandler(void)
  228. {
  229. /* USER CODE BEGIN USART2_IRQn 0 */
  230. /* USER CODE END USART2_IRQn 0 */
  231. HAL_UART_IRQHandler(&huart2);
  232. /* USER CODE BEGIN USART2_IRQn 1 */
  233. HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t *)usart2_rx_data.frame_buf, MAX_FRAME_LENGTH_NET);
  234. /* USER CODE END USART2_IRQn 1 */
  235. }
  236. /**
  237. * @brief This function handles USART3 global interrupt.
  238. */
  239. void USART3_IRQHandler(void)
  240. {
  241. /* USER CODE BEGIN USART3_IRQn 0 */
  242. /* USER CODE END USART3_IRQn 0 */
  243. HAL_UART_IRQHandler(&huart3);
  244. /* USER CODE BEGIN USART3_IRQn 1 */
  245. HAL_UARTEx_ReceiveToIdle_DMA(&huart3, (uint8_t *)usart3_rx_data.frame_buf, MAX_FRAME_LENGTH_NET);
  246. /* USER CODE END USART3_IRQn 1 */
  247. }
  248. /* USER CODE BEGIN 1 */
  249. /* USER CODE END 1 */